


Lec 26 Roadmap to Op-Amps


Differential Inputs & Single Ended Output



Diff. Mode
Half Circuits
Common Mode




$$A_{vD} = -g_m(R_o || R_D)$$



$$A_{vC} = \frac{-g_m(R_o || R_D)}{1 + 2g_m R_{ss}}$$

$$CMRR = 1 + 2g_m R_{ss}$$

More Gain?



$$A_{vD} = -g_m(Y_{on} || Y_{op})$$



$$A_{vC} = \frac{-g_m(Y_{on} || Y_{op})}{1 + 2g_m Y_{on}}$$

$$CMRR = 1 + 2g_m Y_{on}$$

> Taking only one output $\Rightarrow \frac{1}{2}$ gain & very low CMRR.

> How can we implement the Diff \rightarrow Single Ended network? ●

Use Current Mirrors!



$$g_m = 10 \text{ mS}$$

$$r_{op} = r_{on} = 20 \text{ k}\Omega$$

$$\Rightarrow A_v = 100$$


OK

> To drive a low impedance load, say $R_L = 50\Omega$.


> Use Common Drain Buffer.

> For more gain, we need what?

Too much headroom.
Cascode diff pair?
Common Source stage?




> Biasing is a problem
Since M5 gate is at V_{GS} but
M4 Drain is at $V_{DD} - V_{GS}$
Fix? Use PMOS
Common source!



> In opamps for stability we want
Stage ① gain to be low
Stage ② gain to be high
So we in fact use PMOS for stage ①
& NMOS for stage ②.

8-Transistor Op-Amp






$$\text{Gain} : \left\{ g_{m_{p1}} (r_{on1} \parallel r_{op3}) \right\} \left\{ g_{m_{n5}} (r_{on5} \parallel r_{op7}) \right\}$$

$$\approx 10^4$$

- > 3 poles & 2 zeroes \rightarrow Bad for stability! Add C_c .
- > Noise analysis & Stabilization using Compensation Cap \rightarrow EE140!

Course Overview



Final Exam

Q1 : 15 Short Answer

Q2 : Part ①

Q3 : Part ②

Q4 : Part ③

Q5 : Part ④

Q6 : Design Problem